

AXOP33552/3

500MHz RRIO Operational Amplifiers
(Dual/Triple)



Datasheet – Mar 2023

Description

The AXOP33552 (dual), and AXOP33553 (triple) are dual and triple low voltage (2V to 5.5V), high speed operational amplifiers (opamps) with rail-to-rail input and output swing capabilities. These devices are very suitable for applications where low voltage operation, a small footprint, and high speed are required. AXOP33552S and AXOP33553S are with Shutdown function.

Features


- Unity-gain bandwidth: 500MHz
- Differential Gain: 0.02%
- Differential Phase: 0.05°
- 0.1-dB Gain Flatness: 100MHz
- Rail-to-rail input and output
- Low input offset voltage: ±1mV typ
- Low noise: 5nV/√Hz @1MHz
- Quiescent current (per opamp): 9mA typ
- Easier to stabilize with higher capacitive load due to resistive open-loop output impedance
- Shutdown function (AXOP33552S and AXOP33553S)

Applications

- Video processing
- Ultrasound
- Optical networking, tunable lasers
- Photodiode transimpedance amplifiers
- ADC input buffers
- DAC output buffers
- Barcode scanners

Table 1 Device Summary

Order code	Package	Packing
AXOP33552A	TSSOP8	Reel
AXOP33552B	DFN8	Reel
AXOP33552C	SOP8	Reel
AXOP33552D	SOT23-8L	Reel
AXOP33552SA	DFN10	Reel
AXOP33552SB	MSOP10	Reel
AXOP33553SA	SOP14	Reel
AXOP33553SB	TSSOP14	Reel



Contents

Description.....	1
Features.....	1
Applications	1
1 Block Diagram and Application Circuit.....	4
2 Pin Description	6
2.1 AXOP33552A/B/C/D Pinouts	6
2.2 AXOP33552SA/B Pinouts.....	7
2.3 AXOP33553SA/B Pinouts.....	8
3 Electrical Specifications.....	9
3.1 Absolute Maximum Ratings	9
3.2 Thermal Data.....	9
3.3 ESD.....	9
3.4 Electrical Characteristics	10
3.5 Typical Electrical Characteristics	12
4 Functional Description	15
4.1 Overview	15
4.2 Rail to Rail Input.....	15
4.3 Rail to Rail Output	15
4.4 Overload Recovery.....	15
4.5 EMI Rejection	15
4.6 Shutdown	15
5 Package Information	16
5.1 Package Dimensions.....	16
5.2 Marking Information.....	24
6 Packing Information.....	26
7 Revision History	27

List of Figures

Figure 1 Block Diagram.....	4
Figure 2 Typical Application Circuit	4
Figure 3 Typical Application Circuit	5
Figure 4 Typical Application Circuit	5
Figure 5 AXOP33552A/B/C/D Pinouts	6
Figure 6 AXOP33552SA/B Pinouts	7
Figure 7 AXOP33553SA/B Pinouts	8
Figure 8 Vos Distribution.....	12
Figure 9 Vos vs Input Common Mode Voltage	12
Figure 10 Vos vs Vs	12
Figure 11 Iq (per opamp) vs Input Common Voltage	13
Figure 12 Iq (per opamp) vs Vs	13
Figure 13 Large Signal Step (4V) Response	13
Figure 14 HD2, HD3 @ 1MHz.....	14
Figure 15 Bandwidth for 0.1dB Gain Flatness	14
Figure 16 TSSOP8 Mechanical Data and Package Dimensions	16
Figure 17 DFN8 Mechanical Data and Package Dimensions	17
Figure 18 SOP8 Mechanical Data and Package Dimensions	18
Figure 19 SOT23-8L Mechanical Data and Package Dimensions	19
Figure 20 DFN10 Mechanical Data and Package Dimensions	20
Figure 21 MSOP10 Mechanical Data and Package Dimensions	21
Figure 22 SOP14 Mechanical Data and Package Dimensions	22
Figure 23 TSSOP14 Mechanical Data and Package Dimensions.....	23
Figure 24 TSSOP8 Marking Information.....	24
Figure 25 DFN8 Marking Information	24
Figure 26 SOP8 Marking Information	25
Figure 27 SOT23-8L Marking Information	25
Figure 28 Reel Packing Information	26

List of Tables

Table 1 Device Summary	1
Table 2 Absolute Maximum Ratings	9
Table 3 Thermal Data	9
Table 4 ESD	9
Table 5 Electrical Characteristics	10
Table 6 Document Revision History	27

1 Block Diagram and Application Circuit

Figure 1 Block Diagram




Figure 2 Typical Application Circuit (Transimpedance Amplifier)




Figure 3 Typical Application Circuit (RGB Cable Driver)






Figure 4 Typical Application Circuit (Active Filter)



2 Pin Description

2.1 AXOP33552A/B/C/D Pinouts


Figure 5 AXOP33552A/B/C/D Pinouts



Pin number	Pin name	Description
1	OUT1	Output 1
2	IN1-	Inverting input 1
3	IN1+	Non-inverting input 1
4	V-	Negative supply or ground
5	IN2+	Non-inverting input 2
6	IN2-	Inverting input 2
7	OUT2	Output 2
8	V+	Positive supply

2.2 AXOP33552SA/B Pinouts

Figure 6 AXOP33552SA/B Pinouts




AXOP33552SA

AXOP33552SB

Pin number	Pin name	Description
1	OUT1	Output 1
2	IN1-	Inverting input 1
3	IN1+	Non-inverting input 1
4	V-	Negative supply or ground
5	SHDN1	Shutdown1: “low” = opamp 1 disabled
6	SHDN2	Shutdown2: “low” = opamp 2 disabled
7	IN2+	Non-inverting input 2
8	IN2-	Inverting input 2
9	OUT2	Output 2
10	V+	Positive supply

2.3 AXOP33553SA/B Pinouts

Figure 7 AXOP33553SA/B Pinouts



AXOP33553A

AXOP33553B

Pin number	Pin name	Description
1	SHDN1	Shutdown1: “low” = opamp 1 disabled
2	SHDN2	Shutdown2: “low” = opamp 2 disabled
3	SHDN3	Shutdown3: “low” = opamp 3 disabled
4	V+	Positive supply
5	IN1+	Non-inverting input 1
6	IN1-	Inverting input 1
7	OUT1	Output 1
8	OUT2	Output 2
9	IN2-	Inverting input 2
10	IN2+	Non-inverting input 2
11	V-	Negative supply or ground
12	IN3+	Non-inverting input 3
13	IN3-	Inverting input 3
14	OUT3	Output 3

3 Electrical Specifications

3.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V _s	Supply voltage (V+) - (V-)	-0.3 to +6	V
IN+, IN-	Input pin voltage	(V-) - 0.5 to (V+) +0.5	V
OUT	Output pin voltage	(V-) - 0.5 to (V+) +0.5	V
T _j	Junction temperature	150	°C
T _{stg}	Storage temperature	-55 to +150	°C

3.2 Thermal Data

Table 3 Thermal Data

Package	R _{th} j-amb	R _{th} j-case	Unit
TSSOP8	206	98	°C/W
DFN8	43	5	°C/W
SOP8	136	77	°C/W
SOT23-8L	184	100	°C/W
DFN10	42	6	°C/W
MSOP10	160	45	°C/W
SOP14	85	40	°C/W
TSSOP14	113	62	°C/W

3.3 ESD

Table 4 ESD

Symbol	Parameter	Value	Unit
All pins	ESD (HBM) ESD (CDM)	±2,000 ±250	V V

3.4 Electrical Characteristics

For Vs = (V+) - (V-) = 5V at Ta = 25°C, RF = 604Ω, RL = 150Ω, and connected to Vs/2, Vcm = Vs/2, and Vout = Vs/2 (unless otherwise noted).

Table 5 Electrical Characteristics

Symbol	Parameter	Test condition	Min	Typ	Max	Unit
Vs	Supply voltage (V+) - (V-)		2		5.5	V
Ta	Operating ambient temperature		-40		85	°C
Power Supply						
Iq	Quiescent current per amplifier	Vs=5.5V, Io=0mA all temp		9	12	mA
Offset Voltage						
Vos	Input offset voltage			±1.0	±5.0	mV
		all temp			±10.0	mV
dVos/dT	Drift	all temp		±2.0		µV/°C
PSRR	Power-supply rejection ratio	At DC, RL=150Ω		95		dB
Csep	Channel separation	At f=5MHz		90		dB
Input Voltage Range						
Vcm	Common mode voltage range	Vs=1.5V to 5V	(V-)-0.1		(V+)+0.1	V
CMRR	Common mode rejection ratio	At DC		95		dB
Input Bias Current						
Ib	Input bias current			±1		pA
Ios	Input offset current			±0.5		pA
Noise						
en	Input voltage noise density	f=1MHz		5		nV/√Hz
Input Capacitance						
Cid	Differential			2		pF
Cic	Common mode			4		pF
Open Loop Gain						
Aol	Open loop voltage gain			90		dB
Frequency Response						
BW	Unity gain bandwidth	G=1, Vo=100mVpp, RF=0Ω		500		MHz
f0.1dB	Bandwidth for 0.1dB gain flatness	G=2, Vo=100mVpp, RF=560Ω		100		MHz
SR	Slew rate	G=2, 4V Vo step		100		V/µs
Tr, tf	Rise and fall time	G=2, Vo=200mVpp, 10% to 90%		10		ns

Ts	Settling time	To 0.1%, G=2, 2V Vo step		40		ns
HD2	Second harmonic distortion	G=2, f=1MHz, Vo=2Vpp, RL=200Ω		-85		dBc
HD3	Third harmonic distortion	G=2, f=1MHz, Vo=2Vpp, RL=200Ω		-100		dBc
Δgain	Differential gain error	NTSC, RL=150Ω		0.02		%
Δphase	Differential phase error	NTSC, RL=150Ω		0.05		°
Output						
Vo	Voltage output swing from supply rails	Vs=5V, RL=150Ω		0.2	0.3	V
		Vs=5V, RL=1kΩ		0.04		
Isc	Short circuit current	Vs=5V		±100		mA
Shutdown						
Iqsd	Quiescent current per amplifier	Vs=1.5V to 5.5V, all amplifiers disabled, SHDN = Low		0.5	1.5	µA
Vsdh	High level shutdown threshold	Vs=1.5V to 5.5V, amplifier enabled	Vs-0.5V			V
Vsdl	Low level shutdown threshold	Vs=1.5V to 5.5V, amplifier disabled			0.5	V
ton	Amplifier enable time			100		ns
toff	Amplifier disable time			30		ns

Disable time (toff) and enable time (ton) are defined as the time interval between the 50% point of the signal applied to the SHDN pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.

3.5 Typical Electrical Characteristics

Figure 8 Vos Distribution




Figure 9 Vos vs Input Common Mode Voltage




Figure 10 Vos vs Vs




Figure 11 I_Q (per opamp) vs Input Common Voltage




Figure 12 I_Q (per opamp) vs V_S




Figure 13 Large Signal Step (4V) Response




Figure 14 HD2, HD3 @ 1MHz





Figure 15 Bandwidth for 0.1dB Gain Flatness



4 Functional Description

4.1 Overview

The AXOP3355x devices are a family of low power, high speed, rail-to-rail input and output opamps. These devices operate from 2V to 5.5V, are unity gain stable, and are designed for a wide range of high-speed applications and used in virtually any single supply application.

4.2 Rail to Rail Input

The input common mode voltage range of the AXOP3355x family extends 100mV beyond the supply rails for the full supply voltage range of 2V to 5.5V. This performance is achieved with a complementary input stage: a N-channel input differential pair in parallel with a P-channel differential pair, as shown in Figure 1. The N-channel pair is active for input voltages close to the positive rail, typically $(V^+)-1.4V$ to 200mV above the positive supply, whereas the P-channel pair is active for inputs from 200mV below the negative supply to approximately $(V^+)-1.4V$. There is a transition region, in which both pairs are on. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can degrade compared to device operation outside this region.

4.3 Rail to Rail Output

Designed as a low power, low voltage operational amplifier, the AXOP3355x series delivers a robust output drive capability. A class AB output stage with common source Mosfets achieves full rail-to-rail output swing capability. For resistive loads of $1k\Omega$, the output swings to within 40mV (typ) of either supply rail, regardless of the applied power supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails.

4.4 Overload Recovery

Overload recovery is defined as the time required for the opamp output to recover from a saturated state to a linear state. The output devices of the opamp enter a saturation region when the output voltage exceeds the rated operating voltage, because of the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return to the linear state. After the charge carriers return to the linear state, the device begins to slew at the specified slew rate. The overload recovery time for the AXOP3355x family is approximately 8ns.

4.5 EMI Rejection

The AXOP3355x uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely populated boards with a mix of analog signal chain and digital components.

4.6 Shutdown

The AXOP3355xS has shutdown function. The amplifiers can be shut down by enabling the respective shutdown pin.

5 Package Information

5.1 Package Dimensions

Figure 16 TSSOP8 Mechanical Data and Package Dimensions




Figure 17 DFN8 Mechanical Data and Package Dimensions

	Min (mm)	Typ (mm)	Max (mm)		Min (mm)	Typ (mm)	Max (mm)
A	0.70	0.75	0.80	e		0.50BSC	
A1	0.00	0.02	0.05	E	1.95	2.00	2.05
b	0.18	0.25	0.30	E2	0.65	0.70	0.75
b1		0.18REF		L	0.25	0.30	0.35
c		0.20REF		h	0.15	0.20	0.25
D	1.95	2.00	2.05				
D2	1.15	1.20	1.25				

The diagram illustrates the mechanical dimensions of a DFN8 package. It includes three views: a top view showing a rectangular outline with pin numbers 1 through 8; a bottom view showing the underside with lead profiles and various height dimensions; and a side view showing the thickness of the package. Dimension labels include: A (top width), A1 (lead thickness), b (lead height), b1 (lead pitch), c (lead pitch), D (top height), D2 (bottom height), E (top width), E2 (bottom width), h (lead height), L (lead pitch), and e (lead pitch). A dimension AT is also indicated at the bottom edge.

bottom view

Figure 18 SOP8 Mechanical Data and Package Dimensions




Figure 19 SOT23-8L Mechanical Data and Package Dimensions




Figure 20 DFN10 Mechanical Data and Package Dimensions




Figure 21 MSOP10 Mechanical Data and Package Dimensions




Figure 22 SOP14 Mechanical Data and Package Dimensions





Figure 23 TSSOP14 Mechanical Data and Package Dimensions



5.2 Marking Information

Figure 24 TSSOP8 Marking Information




Figure 25 DFN8 Marking Information




Figure 26 SOP8 Marking Information



Laser mark circle to indicate pin 1

2 lines of alphanumeric coding:

Line 1: "33552C" characters to indicate AXOP33552C

Line 2: "yy" to indicate year of production

"ww" to indicate week of production

"F" to indicate the location of assembly

Figure 27 SOT23-8L Marking Information



Laser mark circle to indicate pin 1

2 lines of alphanumeric coding:

Line 1: "33552D" characters to indicate AXOP33552D


Line 2: "yy" to indicate year of production

"ww" to indicate week of production

"D" to indicate the location of assembly

6 Packing Information

Figure 28 Reel Packing Information



7 Revision History

Table 6 Document Revision History

Date	Version	Description
Mar 2023	1.00	V1.00 version.